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Abstract- This paper presents the design of a contin-
uous-time multibit cascade 2-2-1 ΣΔ modulator for
broadband telecom systems. The modulator architecture
has been synthesized directly in the continuous-time
domain instead of using a discrete-to-continuous time
transformation. This method results in a more efficient
modulator in terms of noise shaping, power consumption
and sensitivity to circuit element tolerances. The design of
the circuit, realized in a 130nm CMOS technology, is
based upon a top-down CAD methodology which com-
bines simulation and statistical optimization at different
levels of the modulator hierarchy. The estimated power
consumption is 60mW from a 1.2-V supply voltage when
clocked at 240MHz. Simulation results show 80-dB effec-
tive resolution within a 20-MHz signal bandwidth.†
I. INTRODUCTION
Modern broadband telecommunication applica-
tions, like Very high-rate Digital Subscriber Line
(VDSL) and Power Line Communication (PLC),
demand Analog-to-Digital Converters (ADCs) target-
ing 12-14bit resolution at conversion rates of 40-80
MSamples/second (MS/s). Traditionally, these specifi-
cations have been achieved with Nyquist-rate ADCs,
using pipeline or folding/interpolation topologies,
because of the prohibitive sampling frequencies
required by ΣΔ Modulators (ΣΔMs) [1]. However, in
the last few years, the use of Continuous-Time (CT)
instead of Discrete-Time (DT) circuit techniques are
making possible for ΣΔMs to digitize  ( ) sig-
nals with  resolution [2]-[4].
In spite of achieving potentially faster operation
with lower power consumption, CT ΣΔMs are more
sensitive than DT ΣΔMs to some circuit errors,
namely: clock jitter and technology parameter varia-
tions [5]. The latter are specially critical for the realiza-
tion of cascade architectures what explains the very
few Integrated Circuits (ICs) reported up to now [4].
Recent studies demonstrate that more efficient
cascade CT ΣΔMs can be synthesized by using a direct
synthesis method [6]. This method allows to reduce the
number of analog components and to efficiently place
the zeroes/poles of the noise transfer function, thus
yielding to more robust architectures than using a
DT-to-CT transformation [7].
This paper reports the design and electrical imple-
mentation of a cascade CT ΣΔM. The modulator archi-
tecture comprises three stages. The first two stages are
a second-order topology whereas the last stage uses a
first-order loop filter. All stages include 4-bit internal
quantization and Non-Return-to-Zero (NRZ) Digi-
tal-to-Analog Converter (DAC) in order to attenuate
the clock jitter [8]. The modulator has been synthesized
directly in the continuous-time domain and no calibra-
tion is used to compensate for mismatch and element
tolerances. Circuit design, realized in a 0.13μm CMOS
technology and nominal 1.2-V supply voltage, has
been optimized from system-level to building-block
level in order to achieve the required specifications
with minimum power dissipation. Simulation results
demonstrate that the presented circuit can digitize
20-MHz signals with 13-bit resolution when clocking
at 240MHz.
II. DESIGN CONSIDERATIONS
The modulator in this paper was designed to cope
with an effective resolution over 12bit within a
20-MHz signal bandwidth. Ideally, these specifications
can be achieved by different combinations of modula-
tor order, , number of bits of the internal quantizer(s),
, and oversampling ratio, . However, in practice,
there are some important limiting factors precluding
from using some { , , } triades. These limitations
impose the following design constraints:
• High-order single-loop topologies may not be fea-
sible for the mentioned specifications because of
stability issues. For that reason, only cascade
architectures made up of second-order and
first-order stages were considered.
• High values of  force to use linearization tech-
niques [3] or digital calibration [2] in order to con-
trol the nonlinearity of the DAC used in the
modulator feedback loop.
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• Large values of  lead to infeasible sampling fre-
quencies in terms of power consumption.
• Last but not least, clock jitter is an ultimate limit-
ing error that has to be addressed from the very
beginning of the design process. In fact, as demon-
strated in [8], the in-band noise power caused by
jitter error can be minimized by proper selection of
, the sampling frequency,  and the modulator
loop filter.
Taking into account the considerations mentioned
above, an exhaustive exploration of different ΣΔM
loop filters was done using SIMSIDES [9] in order to
find out the optimum { , , } triade in terms of
power consumption, distribution of the Noise Transfer
Function (NTF) zeroes and insensitivity to clock jitter.
As a result, the fifth-order ( ) cascade ΣΔM, con-
ceptually shown in Fig.1, was selected. It consists of a
2-2-1 topology, clocked at  ( ),
with  and NRZ DAC in all stages in order to
minimize the effect of jitter, that according to [8], must
be below 3ps rms.
The modulator in Fig.1 can be synthesized from an
equivalent DT ΣΔM. However, in order to get a func-
tional CT ΣΔM while keeping the Cancellation Logic
(CL) of the original DT ΣΔM, every state variable and
DAC output must be connected to every integrator
input of later stages [7]. The number of integrating
paths, and hence of analog components, can be reduced
if the whole cascaded ΣΔM is directly synthesized in
the CT domain as proposed in [6]. In this paper we
have selected the latter methodology, which does not
only take into account the single-stage loop filter trans-
fer functions ( ), but also the inter-stage loop filter
transfer functions ( ). The latter, defined as the
transfer function from  to the j-th quantizer (see
Fig.1), are continuous-time integrating paths appearing
only when the modulator stages are connected to form
the cascaded ΣΔM and must be included in the synthe-
sis methodology to obtain a functional modulator with
minimum number of inter-stage paths. 
For the modulator in this paper, the  shown in
(1) were synthesized, where  is the sampling
period and  are the pole frequencies. Coeffi-
cients  in (1) are found through an iterative simula-
tion-based process that − starting from nominal values
required to place the zeroes of the corresponding NTF
− optimizes the modulator performance in terms of
dynamic range and stability. For this purpose, these
coefficients are varied in a range of up to 
around their nominal values in order to achieve the
maximum Signal-to-Noise Ratio (SNR) while keeping
stability. The partial CL transfer functions can be cal-
culated from (1), giving the expressions shown in (2),
where coefficients  are shown in (3) [6].
III. MODULATOR IMPLEMENTATION
Fig.2 shows the conceptual circuit implementation
of the modulator††. An RC-active front-end integrator
is chosen for its better linearity whereas the rest of inte-
grators are Gm-C [2][3]. The 4-bit quantizers were
implemented using a flash ADC made up of a resistive
ladder and 15 regenerative comparators. DACs were
implemented by current-steering topologies. An extra
feedback branch between the output and the input to
the quantizer (DAC2 in Fig.2) and two D-latches are
employed in the first two stages in order to compensate
for the effect of excess loop delay [2]. The first two
stages are formed by a resonator which has its poles
placed at an optimum position, minimizing NTF in the
signal bandwidth,  [10]. Resistor variations can be
tuned out using a combination of a discrete rough tun-
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ing of the resistors (  and ) and a continuous fine
tuning of the transconductors  and . This tun-
ing can be also used to cancel the effect of finite
Gain-Bandwidth product ( ) of the front-end
opamp, due to the fact that this error can be modelled
as an integrator gain error [3]. All the other transcon-
ductors can be tuned in order to keep the time constant
 unchanged over  variations.
Table 1 sums up the outcome of the optimization
process − entirely done in the CT domain as described
in previous section. This table includes the values of
loop filter coefficients,  (implemented as transcon-
ductances) as well as the capacitances, , and resist-
ances, , used in the modulator.
The modulator was high-level sized, i.e, the sys-
tem-level specifications ( ) were
mapped onto building-block specifications using sta-
tistical optimization for design parameter selection and
behavioral simulation for evaluation [9]. The result of
this sizing process is summarized in Table 2, showing
the maximum (minimum) values of the circuit error
mechanisms that can be tolerated in order to fulfil the
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Table 1: Loop filter coefficients of the ΣΔM
; , 
 
Rin Rfb 1 kΩ= = Rr1 5 kΩ=
C1 C3 6 pF= =
C2 2.25 pF= C4 C5 0.75 pF= =
kg1 500 μA/V= kin2 800 μA/V=
kg3 kg5 kff1 kff3 kin3 200 μA/V= = = = =
kg2 kg4 kr2 kff2 100 μA/V= = = =
kff0 158 μA/V=
ki
Ci
Ri
12-bit@20-MHz
Table 2: High-level sizing of the ΣΔM
Front-end opamp
GB >580 MHz
DC Gain >68 dB
Phase Margin >60º
Parasitic Input Capacitance <0.4 pF
Parasitic Output Capacitance <0.5 pF
Diff. Output Swing >0.5 V
Transconductors
DC Gain >50 dB
Diff. Input Amplitude 0.3 V
Diff. Output Amplitude 0.3 V
Third-order non-linearity >56 dBV
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required modulator performance. The data in Table 2
are the starting point of the electrical design described
in next section.
IV. DESIGN OF THE MAIN BUILDING BLOCKS
The modulator has been designed in a 130nm
1-poly 8-metal logic CMOS process. Metal-insula-
tor-Metal capacitors were used because of their good
matching and linearity properties. The estimated
power dissipation is 60mW from a single 1.2-V supply
voltage. The ΣΔM building blocks were conveniently
selected and sized according to the system-level speci-
fications. Among the others, the most critical subcir-
cuits are the opamps and the transconductors,
described below.
A. Front-end operational amplifier
Fig.3 shows the schematic of the front-end opera-
tional amplifier together with its common-mode feed-
back circuit. It is a fully differential telescopic cascode
topology with gain boosting. Note that p-type input
scheme has been considered in order to cancel the body
effect in PMOS devices − one of the mechanisms for
substrate noise coupling. One of the major limitations
of this topology is the output swing. However, this is
not a problem in this modulator where proper sys-
tem-level design reduces the front-end integrator out-
put signal range to 0.3V. Table 3 sums up the simulated
transistor-level performance of the circuit.
B. Transconductors
One of the main limitations in open-loop Gm-C
integrators is their poor linearity. In order to tackle this
problem, the transconductor shown in Fig.4, based on
a quadratic term cancellation, is proposed. High-speed
operation is achieved by using only feed-forward paths
and by adding capacitors (Cff) which introduces a high
frequency zero that extends the frequency range of
operation. This transconductor can be turned through
the bias current, Itune. In order for the tuning to be
effective, each transconductance in the modulator is
formed by a parallel connection of unitary transcon-
ductors of 100μA/V each. Multiple MonteCarlo simu-
lations have been done during the design process in
order to take into account the impact of mismatch on
the linearity of this circuit. Table 4 shows a summary
of the electrical performance.
 Fig. 3: Front-end operational amplifier. (a) Core. (b) CMFB circuit.
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Table 3: Transistor-level performance of the front-end opamp
GB 600 MHz
DC Gain 71 dB
Phase Margin 80º
Parasitic input capacitance 0.36 pF
Parasitic output capacitance 0.4 pF
Differential output swing 0.7 V
Power consumption 20mW
Table 4: Transistor-level performance of transconductors
DC Gain 58 dB
Diff. Input Amplitude 0.3 V
Diff. Output Amplitude 0.3 V
HD3 −57 dB
Transconductance standard deviation, <1.5%
Power consumption 350μW
σgm gm⁄
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V. SIMULATION RESULTS
The modulator was simulated considering the
electrical performance described above. As an illustra-
tion, Fig.5 shows the output spectrum for an input sin-
ewave of  amplitude and 1.76-MHz
frequency. The maximum Signal-to-(Noise+Distor-
tion) Ratio (SNDR) is 80 dB ( ).
In addition to the design issues discussed in previ-
ous sections, the effect of circuit tolerances and com-
ponent mismatch, especially critical in cascade CT
ΣΔMs, has been taken into account. The first one can
be controlled in this circuit by using tuning of time
constants. However mismatch error still remains. In
order to evaluate the impact of this error on the per-
formance of the modulator, maximum values of mis-
match were estimated for a 130nm CMOS technology.
The results of this analysis are shown in Fig.6 where
the SNR is represented as a function of the standard
deviation of the transconductances ( ) and capaci-
tances ( ). For each point of these surfaces, a Mon-
teCarlo analysis of 150 simulations was carried out.
The value of the SNR represented in the vertical axis of
Fig.6 is obtained by 90% of the simulations for each
case of  and . Note that even in the worst-case
mismatch, the resolution is above the specified
( ).
CONCLUSIONS
The design of a 1.2-V, 130nm CMOS
13-bit@20-MHz cascade CT-ΣΔM has been presented.
The modulator architecture has been directly synthe-
sized in the continuous-time domain, thus optimizing
their performance in terms of circuit complexity,
power consumption and sensitivity with respect to mis-
match. 
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